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POWER REDUCTION BY GUARDED EVALUATION CONSIDERING
LOGIC ARCHITECTURE AND USING CLOCK GATING
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Abstract- In this paper, guarded evaluation is a dynamic power reduction technique by identifying sub circuits inputs and
kept constant at specific times during circuit operation. In certain condition, some signals within the digital design are not
observable at output. So make such signals as guarded (constant). There by reducing the dynamic power. Here we apply this
technique for all digital circuits. The problem here is to find conditions under which a sub circuit input can be held constant
with disturbing the main circuit functionally (correctness). Here we propose a solution for discovering the gating inputs
based on inverting and non-inverting methods. By including “clock gating” we still reduce the dynamic power and leakage
power especially for sequential circuits and also used to some small combinational circuits.
Keywords- Flip-flops, Logic Synthesis, Low power design, Cad tools.

such as adder, muxes, memory, and flip-flops.
Standard cells put together are called technology
library. Normally the technology library is known by
the transistor size. A circuit description is written in
Hardware Description Language (HDL) such as
Verilog. The designer should first understand the
architectural description. Then he should consider
design constraints such as timing, area, testability,
and power. High level design is less prone to human
error because designs are described at a higher level
of abstraction. High-level design is done without
significant concern about design constraints.
Conversion from high-level design to gates is done
by synthesis tools.

I. INTRODUCTION
Flip-Flops (FFs) are the basic storage elements used
extensively in all kinds of digital designs. The digital
designs nowadays often adopt intensive pipelining
techniques and employ many FF rich modules and
also estimated that the power consumption of clock
system. In electronics, a flip-flop or latch is a circuit
that has two stable states and can be used to store
state information. A flip-flop is a bitable
multivibrator. The circuit can be made to change state
by signals applied to one or more control inputs and
will have one or two outputs. It is the basic storage
element in sequential logic. Flip-flops and latches are
a fundamental building block of digital electronics
systems used in computers, communications, and
many other types of systems. Flip-flops and latches
are used as data storage elements. Such data storage
can be used for storage of state, and such a circuit is
described as sequential logic. When used in a finitestate machine, the output and next state depend not
only on its current input, but also on its current state
(and hence, previous inputs). It can also be used for
counting of pulses, and for synchronizing variablytimed input signals to some reference timing signal.
Flip-flops can be either simple (transparent or
opaque) or clocked (synchronous or edge-triggered),
the simple ones are commonly called latches. The
word latch is mainly used for storage elements, while
clocked devices are described as flip-flops. A latch is
level-sensitive, whereas a flip-flop is edge-sensitive.
That is, when a latch is enabled it becomes
transparent, while a flip flop's output only changes on
a single type (positive going or negative going) of
clock edge.

II. BACKGROUND
A. GUARDED E VALUATION

Fig1(a). Before guarded evaluation. Fig 1(b). After guarded
evaluation.

We first described important techniques for guarded
evaluation in ASICs. The key idea is shown in Fig.
1. In Fig. 1(a), a multiplexer is shown receiving its
inputs from a shifter and a subtraction unit,
depending on the value of select signal Sel[2]. Fig.
1(b) shows the circuit after guarded evaluation. Guard
logic, comprised of transparent latches, is inserted
before the functional units. The latches are
transparent only when the output of the
corresponding functional unit is selected by the
multiplexer, i.e., depending on signal Sel. When the
output of a functional unit is not needed, the latches

Logic synthesis is the process of converting a highlevel description of design into an optimized gatelevel representation[1]. Logic synthesis uses a
standard cell library which have simple cells, such as
basic logic gates like and, or, and nor, or macro cells,
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hold its input constant, eliminating toggles within the
unit. Here, one can view Sel as the “guarding signal.”
We applied this concept to gate-level networks,
where the difficulty was in determining which signals
could be used as guarding signals for particular sub
circuits. We used binary decision diagrams to
discover logical implications that permit certain sub
circuits to be disabled at certain times.

LUT output to be logic-0. Non inverting paths are
therefore chains of AND gates without edge
inversions. Gating inputs to LUTs can be easily
discovered through a traversal of the underlying AIG.
In [3], the notions of gating inputs and non inverting
paths were applied to map circuits into a new logic
block architecture that delivers improved areaefficiency. Here, we apply the ideas for power
reduction through guarded evaluation.

We proposed using guarded evaluation in ASICs to
attack both leakage and dynamic power [2]. The
guarding signals were used to drive the gate terminals
of NMOS sleep transistors incorporated into CMOS
gate pull-down networks, putting sub circuits into
low-leakage states when their outputs were not
needed. Their approach produced encouraging power
reduction results by exploiting select signals on
steering elements (multiplexers) to serve as guarding
signals and is therefore limited to specific types of
circuits.
A.
GATING
INVERTING

INVERTING

AND

III. CLOCK GATING
In today’s semiconductor designs, lower power
consumption is mandatory for mobile and handheld
applications for longer battery life and even
networking or storage devices for low carbon
footprint requirements. Clock power consumes 60-70
percent of total chip power and is expected to
significantly increase in the next generation of
designs at 45nm and below. This is due to the fact
that power is directly proportional to voltage and the
frequency of the clock as shown in the following
equation.

NON

Fig. 2(a) gives an example of a LUT and the
corresponding portion of a covered AIG.

Power=Capacitance * (Voltage) 2 * (Frequency)
Clock gating is a popular technique used in many
synchronous circuits for reducing dynamic power
dissipation[4]. Clock gating saves power by adding
more logic to a circuit to prune the clock tree.
Pruning the clock disables portions of the circuitry so
that the flip-flops in them do not have to switch
states. Switching states consumes power. When not
being switched, the switching power consumption
goes to zero, and only leakage currents are incurred
load to node X causes speed and power performance
degradation[7]. Clock gating works by taking the
enable conditions attached to registers, and uses them
to gate the clocks. Therefore it is imperative that a
design must contain these enable conditions in order
to use and benefit from clock gating[5]. This clock
gating process can also save significant die area as
well as power, since it removes large numbers
of muxes and replaces them with clock gating logic.

Fig 2 (a). Identifying gating inputs on LUTs using non
inverting paths.
(b). Identifying trimming inputs on LUTs using partial non
inverting paths.

The logic function implemented by the LUT is Z = I ·
J ·K ·Q ·M. Examine the AIG path from the input I to
the root gate of the AIG, Z. The path comprises a
sequence of AND gates with none of the path edges
being complemented[3]. Recall that the output of an
AND gate is logic- 0 when either of its inputs is
logic-0. For the path from I to Z, when I is logic-0,
the output of each AND gate along the path will be
logic-0, ultimately producing logic-0 on the LUT
output. We therefore conclude that I is a gating input
to the LUT. The LUT in Fig. 2(a), in fact, has three
gating inputs, I, J, and K. Input J is the same form as
input I in that there exists a path of AND gates from J
to root gate Z and none of the edges along the path
are inverted. Observe, however, that the situation is
slightly different for input K. For input K, the
“frontier” edge crossing into the LUT is inverted;
however, aside from this frontier edge, the remaining
edges along the path from K to the root node Z are
“true” edges. This means that when K is logic-1, the
output of the AND gate it drives will be logic-0,
eventually making the LUT’s output signal Z logic-0.
K is indeed a gating input, though it is K’s logic-1
state1 (rather than)its logic-0 state) that causes the

a. HOW TO IMPLEMENT CLOCK GATING
When there is no activity at a register “data” input,
there is no need to clock the register and hence the
“clock” can be gated to switch it off. If the clock
feeds a bank of registers, an “enable” signal can be
used to gate the clock, which is called the “clock
gating enable”.
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Fig 3.(a). Feedback mux Fig 3.(b). Integrated clock
gating This clock gating logic is generally in the form
of "Integrated clock gating" (ICG) cells. However,
note that the clock gating logic will change the clock
tree structure, since the clock gating logic will sit in
the clock tree[6]. As shown in Figure 3.(a), when an
“explicit” clock enable exists in the RTL code,
synthesis tools may choose between two possible
implementations. The implementation as shown in
Figure 1a, is a “re-circulating register”
implementation, where the enable is used to either
select a new data value or re-circulate the previous
data value.

asynchronous circuit: the circuit only generates logic
transitions when it is actively computing.
IV. RTL POWER ESTIMATION FLOW
Early power estimation at RTL can help the designer
to quickly explore different architectures like
replacing large memories with smaller memories or
register files and find power bugs early in the design
before it is found too late at the gate-level where
synthesis and place and route steps will have to be
iterated to meet the required power budget for the
design.

The implementation as shown in Figure 3.(b) is a
“gated clock” implementation[8]. When the enable is
off, the clock is disabled. The output of the two
implementations will always be identical, but the
timing and power behavior will be different.
A.

CLOCK GATING USING ASIC DESIGN

Fig 5. RTL Power Estimation Flow

Fig. 5 illustrates the details of the required and
optional inputs to the RTL power estimation flow
with
Atrenta’s
SpyGlass-Power
solution:
Synthesizable RTL Design – In order to understand
the gate count and power characteristics of a design,
it must be synthesizable[8]. Portions of the design
which are not synthesizable or not finished yet can be
represented as black boxes and power data can be
provided for these as part of the power library data.
Power Library Data for the Process – The liberty
format has a representation for power data which
most library providers use[9]. v Activity Data – In
order to estimate power accurately, waveforms for an
RTL simulation of the design should be provided in
VCD, FSDB, or SAIF format. Power Intent –
UPF/CPF can be used to define the power intent for
estimating the power at RTL[10]. Timing Constraints
(optional) – There are several Synopsys Design
Constraints (SDC) timing constraints which may be
useful
for
power
estimation,
such
as
set_case_analysis or set_output_load. An SDC file
may be optionally supplied.

Fig 4. Clock gating in Asic Design

Fig. 4 Any RTL modifications to improve clock
gating will result in functional changes to the design
(since the registers will now hold different values)
which need to be verified. Sequential clock gating is
the process of extracting/propagating the enable
conditions to the upstream/downstream sequential
elements, so that additional registers can be clock
gated. Although asynchronous circuits by definition
do not have a "clock", the term perfect clock gating is
used to illustrate how various clock gating techniques
are simply approximations of the data-dependent
behavior exhibited by asynchronous circuitry[8]. As
the granularity on which you gate the clock of a
synchronous circuit approaches zero, the power
consumption of that circuit approaches that of an

V. SIMULATION RESULTS
The simulation results are same the guarded asic
designs ans clock gating asic designs. Since delay is
small difference and the dynamic power reduction
and the leakage power is reduced. The simulation
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results are schematic circuits designed in Questasim
(10.2a) Tool and the power calculations are carried
out the CADENCE RTL COMPLIER Tool is used as
shown in Fig 6(a).Before Asic Design Schematic in
Questasim Tool, Fig 6(b).Before Asic Design Wave
Form in Questasim Tool, Fig 6(c). Before Asic
Design Schematic in Precision Tool, Fig 6(d). Before
Asic Design RTL Power in, Fig 6(e). Before Asic
Design Delay in Cadence Tool, Fig 7(a). Clock gating
Asic Design Schematic in Questasim Tool, Fig 7(b).
Clock gating Asic Design Wave Form in Questasim
Tool, Fig 7(c). Clock gating Asic Design Schematic
in Precision Tool, Fig 7(d). Clock gating Asic Design
RTL Power in Cadence Tool, Fig 7(e). Clock gating
Asic Design Delay in Cadence Tool.

Fig 6(d). Before Asic Design RTL Power in Cadence Tool

Fig 6(a). Before Asic Design Schematic in Questasim Tool
Fig 6(e). Before Asic Design Delay in Cadence Tool

Fig 6(b). Before Asic Design Wave Form in Questasim Tool
Fig 7(a). Clock gating Asic Design Schematic in Questasim
Tool

Fig 7(b). Clock gating Asic Design Wave Form in Questasim
Tool

Fig 6(c). Before Asic Design Schematic in Precision Tool

International Journal of Electrical and Electronics Engineering (IJEEE), ISSN (PRINT): 2231 –5284, Vol-3, Issue-4
236

Power Reduction by Guarded Evaluation Considering Logic Architecture And Using Clock Gating

Shift &
subtract
Design
Alu

231.186

2040.32
1

2271.
508

101.722

Full
Adder

76.220

1196.20
8
1350.40
4

1297.
9
1426.
6

2451.19
9
234.240

2727.
9
240.2
7
2002.
2

Asic
Design
Lut

Fig 7(c). Clock gating Asic Design Schematic in Precision Tool

Clock Gating
276.725
6.033

Shift&su
btract
Design
Alu

207.160

1795.06
5

36.267

632.743

Full
Adder

94.963

723.955

669.0
1
818.6
2

Table2. Cells and Delay Comparison of Guarded
circuit and Clock gating circuit
Fig 7(d). Clock gating Asic Design RTL Power in Cadence Tool

CIRCUIT

No.of.Cells
GUARDED

Delay (ps)

Asic Design

9

701

Lut

4

287

Shift & subtract
Design
Alu

7

651

6

-

Full Adder

5

664

Fig 7(e). Clock gating Asic Design Delay in Cadence Tool

V. RESULT COMPARISON

Clock Gating

The comparison of result summarizes some important
performance indexes of these table1 is dynamic
power and leakage power. Table2 is no of cell and
delay.

Asic Design

12

654

Lut

2

168

Table1. Power Comparison of Guarded circuit and
Clock gating circuit

Shift&subtract
Design
Alu

9

712

5

-

Full Adder

1

271

CIRCUI
T

Asic
Design
Lut

LEAKAGE
POWER(nW)

GUARDED
695.712
46.154

DYNA
MIC
POWER
(nW)

3337.22
3
568.517

TOT
AL
POW
ER
(nW)

VI. CONCLUSION

4032.
9
614.5
1

In this paper, the various digital designs and
especially sequential circuits are used main aim is
reducing the dynamic power and leakage power. In
paper is implementing in FPGA’s only the different
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FPGA powers are required only use cad tools can
required RTL power.
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